Page 1 :
Government of Karnataka, , Department of Technical Education, Board of Technical Examinations, Bengaluru, Course Title: PCB Design and Fabrication Lab, Semester, :5, Teaching Scheme in Hrs (L:T:P) : 0:2:4, Type of course, : Tutorial + Practical, CIE, : 25 Marks, ., , Course Code, Credits, Course Group, Total Contact Hours, SEE, , : 15EC56P, : 3 Credits, : Core, : 78, : 50 Marks, , Prerequisite, Knowledge of analog and digital circuits., , Course Objectives, 1. Understand the need for PCB Design and steps involved in PCB Design and Fabrication, process., 2. Familiarize Schematic and layout design flow using Electronic Design Automation (EDA), Tools., , Course Outcomes, At the end of the course, the students will be able to attain the following COs, , Course Outcome, , CL, , Experiments, linked, , Linked, PO, , Teaching, Hrs, , Unit-1, Chapter 1, , 1,2,4,10, , 03, , CO1, , Appreciate the necessity and evolution, R/U/A, of PCB, types and classes of PCB., , CO2, , Understand the steps involved in, Unit-1, Chapter 2 and, 1,2,3,4,10, schematic, layout, fabrication and R/U/A, practice exercises., assembly process of PCB design., , Understand, basic, concepts, of, CO3 transmission line, crosstalk and R/U/A, thermal issues, Design (schematic and layout) PCB R/U/A, CO4 for analog circuits, digital circuits and /AN/E, mixed circuits., V/C, R/U/A, Design (schematic and layout) and, CO5, /AN/E, fabricate PCB for simple circuits., V/C, , 12, , Unit-1, Chapter 4, , 1,2,3,4,5,, 10, , 03, , Unit 2: Part A, Exercises1 to 11, , 1,2,3,4,5,, 10, , 45, , 1,2,3,4,5,, 10, , 06, , Two CIE/IA Tests, Project Activity, , 06, 03, , Total Sessions, , 78, , Unit 2: Part B,, Unit 3, , Legend: E- Experiment, R-Remember, U-Understand, A-Application, AN-Analyze ,EV-Evaluate, C-Create, CLCognitive Level, PO-Program Outcome, , Directorate of Technical Education, , Karnataka State, , 15EC56P, , Page 1

Page 2 :
Note: Total sessions include two tests, , Mapping Course Outcomes with Program Outcomes, Programme Outcomes, , Course, Outcomes, , PO1, , PO2, , PO3, , PO4, , PO5, , PO6, , PO7, , PO8, , PO9, , PO10, , CO1, , *, , *, , *, , --, , --, , --, , --, , --, , --, , *, , CO2, , *, , *, , *, , *, , --, , --, , --, , --, , --, , *, , CO3, , *, , *, , *, , *, , *, , --, , --, , --, , --, , *, , CO4, , *, , *, , *, , *, , *, , --, , --, , --, , --, , *, , CO5, , *, , *, , *, , *, , *, , --, , --, , --, , --, , *, , Course-PO Attainment Matrix, Course, PCB Design and, Fabrication Lab, , Programme Outcomes, 1, , 2, , 3, , 4, , 5, , 6, , 7, , 8, , 9, , 10, , 3, , 3, , 3, , 3, , 3, , --, , --, , --, , --, , 3, , Level 3- Highly Addressed, Level 2-Moderately Addressed, Level 1-Low Addressed., Method is to relate the level of PO with the number of hours devoted to the COs which address the given PO., If >40% of classroom sessions addressing a particular PO, it is considered that PO is addressed at Level 3, If 25 to 40% of classroom sessions addressing a particular PO, it is considered that PO is addressed at Level 2, If 5 to 25% of classroom sessions addressing a particular PO, it is considered that PO is addressed at Level 1, If < 5% of classroom sessions addressing a particular PO, it is considered that PO is considered not-addressed., , Course Contents, Unit-1: Tutorials and Practice Exercises, , 12Hours, , Tutorial, Sl., No., 1, , Topic/Exercises, , Duration, (Hr.), , Introduction to PCB, ∑ Definition and Need/Relevance of PCB, ∑ Background and History of PCB, ∑ Types of PCB, ∑ Classes of PCB Design, ∑ Terminology in PCB Design, ∑ Different Electronic design automation (EDA) tools and comparison., , 03, , Directorate of Technical Education, , Karnataka State, , 15EC56P, , Page 2

Page 3 :
2, , PCB Design Process, ∑, ∑, ∑, ∑, ∑, , 3, , 4, , PCB Design Flow, Placement and routing, Steps involved in layout design, Artwork generation Methods - manual and CAD, General design factor for digital and analog circuits, Layout and Artwork making for Single-side, double-side and Multilayer Boards., ∑ Design for manufacturability, ∑ Design-specification standards, Introduction to PCB Fabrication & Assembly, ∑ Steps involved in fabrication of PCB., ∑ PCB Fabrication techniques-single, double sided and multilayer, ∑ Etching: chemical principles and mechanisms, ∑ Post operations- stripping, black oxide coating and solder masking, ∑ PCB component assembly processes, Transmission lines and crosstalk, ∑ Transmission Line:, Transmission lines and its effects, Significance of Transmission line in Board design, Types of Transmission lines., ∑ Crosstalk:, The crosstalk in transmission lines, Crosstalk control in PCB design parts, planes, tracks, connectors,, terminations, Minimization of crosstalk., ∑ Thermal issues: Thermal mapping of design, Total Duration (Hr.), , Practice Exercises, 2, , 03, , 03, , 03, , 12, , 09Hrs, , Using any Electronic design automation (EDA) software, Practice following PCB Design, steps (Open source EDA Tool KiCad Preferable), Example circuit: Basic RC Circuit, , ∑, ∑, ∑, ∑, , Schematic Design: Familiarization of the Schematic Editor, Schematic, creation, Annotation, Netlist generation, Layout Design: Familiarization of Footprint Editor, Mapping of components,, Creation of PCB layout Schematic, Create new schematic components, Create new component footprints, , Unit – 2: Graded Exercises, , 45 Hours, , Part-A: Design PCB (schematic and Layout) for following exercises., Sl., Graded Exercises, , Directorate of Technical Education, , Karnataka State, , 15EC56P, , Duration, , Page 3

Page 4 :
No., 1 Regulator circuit using 7805., 2 Inverting Amplifier or Summing Amplifier using op-amp, , (Hr.), 3, 3, , 3, 4, 5, , Full-wave Rectifier, Astable or Monostable multivibrator using IC555, RC Phase-shift or Wein-bridge Oscillator using transistor., , 3, 3, 3, , 6, , Full-Adder using half-adders., , 3, , 7, , 4 bit binary /MOD N counter using D-Flip flops., One open-ended (analog/ digital/mixed circuit) experiments of similar, nature and magnitude of the above are to be assigned by the teacher, (Student is expected to solve and execute/simulate independently)., Design a 8051 Development board having, ∑ Power section consisting of IC7805, capacitor, resistor, headers, LED, ∑ Serial communication section consisting of MAX 232, Capacitors,, DB9 connector, Jumper, LEDs, ∑ Reset & Input/ output sections consisting of89C51 Microcontroller,, Electrolytic Capacitor, Resistor, Jumper, Crystal Oscillator, Capacitors, , 3, , 8, , 911, , 3, , 9, , Note: For SEE any one section among three shall be considered as one exercise., , Part-B: Fabricate single-side PCB for simple network, Sl., Graded Exercises, No., 1, , Duration, (Hr.), , Fabricate single-sided PCB, mount the components and assemble in a, cabinet for any one of the circuits mentioned in Part-A of graded exercises., Two Internal Assessment Tests, Total Duration (Hr.), , 6, 6, 45, , Tools and materials required for PCB fabrication:, 1. Open source EDA Tool KiCad., 2. Single-sided copper clad sheet., 3. Diluted Acidic solution for copper etching purpose with plastic tray., 4. Tapes and pads for layout design of different dimensions., 5. Hand drilling/Power drilling machine., 6. Tool kit (tong, hand gloves etc.), , Unit – 3: Project/Student Activities [CIE- 05 Marks], Note:The following activities or similar activities for assessing CIE (IA) for 5 marks (Any one), , Sl., No., , Directorate of Technical Education, , Duration, (Hrs), , Activity, , Karnataka State, , 15EC56P, , Page 4

Page 5 :
Design and fabricate PCB for any one project, mount the components and, assemble in a cabinet:, Some of the projects are listed below which is just a guideline for selecting, the project. Students can also select any other project with the advice of his, teacher., List of sample circuit:, 1. Touch plate switches – transistorized or 555 based, 1, 03, 2. Doorbell/cordless bell, 3. Clapping switch and IR switch, 4. Blinkers, 5. Cell charger, battery charger, mobile charger, 6. Fire/smoke/intruder alarm, 7. Liquid level controller, 8. Counters, 9. Audio amplifiers, Execution Mode, 1. Every student should perform Project activity independently as assigned by the teacher, based on interest of the student. Student can also choose any other similar activity with a, prior approval from the concerned teacher., 2. Project activities shall be carried out throughout the semester and present the project, report at the end of the semester., 3. Report-size shall be qualitative and not to exceed 6 pages;, 4. Each of the activity can be carried out off-class; however, demonstration/presentation, should be done during laboratory sessions., 5. Assessment shall be made based on quality of activity, presentation/demonstration and, report., 6. Assessment is made based on quality of work as prescribed by the following rubrics, table., , Institutional Activity (No marks), The following are suggested institutional activities, to be carried out at least one during the, semester. The course teacher/coordinator is expected to maintain the relevant record (Containing,, Activity name, Resource persons and their details, duration, venue, student feedback, etc), pertaining to Institutional activities, Sl. No., 1, 2, , Activity, Organize seminar on free-open source EDA software, Conduct quiz on PCB Design fundamentals., , References, 1., 2., 3., 4., , Printed Circuit Board by RS Khandpur, Tata McGraw Hill Education Pvt Ltd., New Delhi, Electronic Product Design Volume-I by S D Mehta, S Chand Publications, Open source EDA Tool KiCad Tutorial: http://kicad-pcb.org/help/tutorials/, PCB Fabrication user guide page: http://www.wikihow.com/Create-Printed-Circuit-Boards ,, http://www.siongboon.com/projects/2005-09-07_home_pcb_fabrication/ ,, http://reprap.org/wiki/MakePCBInstructions#Making_PCBs_yourself, , Directorate of Technical Education, , Karnataka State, , 15EC56P, , Page 5

Page 6 :
5., , PCB Fabrication at home(video): https://www.youtube.com/watch?v=mv7Y0A9YeUc,, https://www.youtube.com/watch?v=imQTCW1yWkg, , Course Delivery, The idea behind this course delivery is to provide relevant tutorial and hands-on practice, concurrently. The course will be normally delivered through two-hour tutorials and four-hour, hands-on practice per week; hands-on practice shall include practice exercises and graded, exercises. Normally, one-hour tutorial followed by two-hour hands-on practice is recommended in, each class. In Unit-1, tutorials and practice may be carried out concurrently. However, graded, exercise (Unit-II) can also be covered at appropriate point of tutorials of Unit-1. Activities are, carried-out off class., , Course Assessment and Evaluation Scheme, Master Scheme, Assessment, Method, , What, , CIE, , IA, , SEE, , End, exam, , To, Whom, , Assessment, mode, Max., Evidence, /Frequency Marks, Collected, /timing, Two tests+, Blue Books, 10, @, Record, 10 Record Book, *, Activity, 05 Report/Sheets, End of the, Answer Scripts, 50, course, at BTE, Total, 75, , Student, feedback on, course, , Middle of, the Course, , Nil, , Feedback, Forms, , End of, course, survey, , End of the, Course, , Nil, , Questionnaires, , Course, Outcomes, 1 to 5, 1 to 5, 1 to 5, 1 to 5, 1 to 2 &, Delivery of, course, 1 to 5,, Effectiveness of, delivery, instructions &, assessment, methods, , Legends: CIE-Continuous Internal Evaluation, SEE- Semester End-exam Evaluation, , 1. I.A. test shall be conducted as per SEE scheme of valuation. However obtained marks shall be reduced to 10, marks. Average marks of two tests shall be rounded off to the next higher digit., , 2. Rubrics to be devised appropriately by the concerned faculty to assess Student activities., *Students should do activity as per the list of suggested activities/ similar activities with prior approval of the teacher., Activity process must be initiated well in advance so that it can be completed well before the end of the term., @, , Record Writing: Average of marks allotted for each experiment; fractional part of average shall be rounded-off to next, higher integer., , Composition of CLs, , Directorate of Technical Education, , Karnataka State, , 15EC56P, , Page 6

Page 7 :
Sl. No., 1, 2, 3, 4, 5, 6, , Cognitive Levels (CL), Remembering, Understanding, Applying, Analyze, Evaluate, Create, Total, , Weightage (%), 10, 20, 30, 15, 15, 10, 100, , Continuous Internal Evaluation (CIE) pattern, (i) Student Activity (5 marks):The student activities in Unit-3 or similar activities can be assigned by, the teacher, Execution Notes:, 1. Each student assigned at least one activity listed in Unit-3 based on interest of the students. Student can also, choose any other similar /relevant activity with prior approval from the concerned teacher., 2. Teacher is expected to observe and record the progress of students’ activities, 3. Assessment is made based on quality of work as prescribed by the following rubrics table, , (ii) Model of rubrics for assessing student activity (for every student), 2, Developing, Collects, very limited, information,, some relate, to topic, , Scale, 3, Satisfactory, Collects, basic, information,, most refer to, the topic, , Does not, perform any, duties assigned, to the team, role, , Performs, very little, duties, , Performs, nearly all, duties, , Performs, almost all, duties, , Performs all, duties of, assigned team, roles, , 2, , 3. Shares, work, equality, , Always relies, on others to do, the work, , Rarely does, the assigned, work, often, needs, reminding, , Usually, does the, assigned, work, rarely, needs, reminding, , Always does, the assigned, work, rarely, needs, reminding., , Always does, the assigned, work, without, needing, reminding, , 5, , 4. Listen to, other team, mates, , Is always, talking, never, allows anyone, to else to speak, , Usually does, most of the, talking,, rarely allows, others to, speak, , Listens, but, sometimes, talk too, much,, , Listens and, talks a little, more than, needed., , Listens and, talks a fare, amount, , 3, , Dimension, , 1, Unsatisfactory, , 1. Research, and, gathering, information, , Does not, collect, information, relate to topic, , 2. Full-fills, team roles, and duties, , 4, Good, Collects more, information,, most refer to, the topic, , 5, Exemplary, Collects a, great deals of, information,, all refer to the, topic, , Marks, (Example), , 3, , Total marks ceil(13/4)= 4, (iii) CIE/IA Tests (10 Marks), Two tests shall be conducted in accordance with SEE pattern and the marks shall be scaled down to 10., Average of two tests, rounding-off any fractional part thereof to next higher integer, shall be, considered for CIE/IA., , Directorate of Technical Education, , Karnataka State, , 15EC56P, , Page 7

Page 8 :
(iv) Record Evaluation (10 Marks), Every experiment shall be given marks, in the scale of 10, after its conduction based on student’s, performance and quality of write-up. Average of them, by rounding-off any fractional part thereof to, next higher integer, shall be considered for CIE/IA., , Semester end-exam evaluation (SEE) Scheme, Sl. No., , Scheme, , Max. Marks, , 1, 2, , Short questions onUnit-1 (only write-up), Design PCB (schematic and layout) for any given circuit (similar, complexity as in graded exercises), Schematic Design-10 Marks, Layout Design-15 Marks, Fabrication–10 Marks, Component mounting & soldering-5Marks, Viva-voce, TOTAL, , 05, , 5, , 40, , 05, 50, , Note:, , 1. Candidate shall submit lab-record for the examination., 2. Student shall be allowed to design even if she/he is unable to write the, procedure/steps., 3. Candidate must be given the relevant circuit diagram., , Model Questions for Practice and Semester End Examination, Graded Exercises, Design and Fabricate PCB for the given circuit in the following list. Also, mount and solder the, components., 1., 2., 3., 4., 5., 6., 7., 8., , Full-wave bridge Rectifier., Astable or mono-stable multivibrator using IC555, RC Phase shift Oscillator using transistor, BJT Amplifier in Common Emitter Configuration, Full Adder using half adder., 4-bit binary or MOD N counter using D Flip-flop or JK flip-flop., 4-bit shift-register using JK Flip-flop in any one of PIPO/SIPO/PISO/SISO modes., 89C51/8051 Development board Serial communication section consist of MAX 232,, Capacitors, DB9 connector, Jumper, LEDs, 9. PCB for-89C51/8051 Development board Reset & Input/ output sections consist of 89C51, Microcontroller, Electrolytic Capacitor, Resistor, Jumper, Crystal Oscillator, Capacitors, 10. Regulated power supply (Only filter and regulation sections)., 11. Sinosoidal Oscillator using Op-amp., 12. Sinosoidal Oscillator using BJT., 13. Sinosoidal Oscillator using JFET., 14. Active filter circuit using Op-amp, , End, ∑, , Paperback: 496 pages, , Directorate of Technical Education, , Karnataka State, , 15EC56P, , Page 8

Page 9 :
∑, , Publisher: McGraw Hill Education (16 June 1983), , ∑, , Language: English, , ∑, , ISBN-10: 0074515497, , ∑, , ISBN-13: 978-0074515495, , Printed Circuit Boards, Walter Bosshart, , Directorate of Technical Education, , Karnataka State, , 15EC56P, , Page 9